

#### MARATHA VIDYA PRASORAH SAMATS

## Karmaveer Adv. Baburao Ganpatrao Thakare College of Engineering, Nashik



## Department of Information Technology

Academic Year :- 202 <b>2-23</b>	Class:- Second Year
Semester :- II	Date :- 30-9-2022
CO:-CO3	PO :- PO1,PO2,PO3,PO5,PO9,PO10

- 1. Name of Innovative Method: Build and simulate logic circuits with Easiest way
- 2. Name of Faculty: Dr. Jaya R. Suryawanshi
- 3. Subject: LDCO
- 4. Objective of Method:

This method can be used as an effective means for teaching or demonstrating concepts to students. Simulation dynamically shows the behavior and relationship of all the simulated system's components, thereby providing the students with a meaningful understanding of the system.

5. Topic Covered through Activity:

Scheduling Algorithms - Unit 1, Unit 2, Unit 3.

6. Description of method with Benefits:

In this method students select the any digital electronics circuit. They use the simulator to design and implement the circuit diagram. They present it in front of class. A simulator which permits the construction, interconnection and subsequent simulation of the higher level entities is in such an easiest way, so the students can build and connect simple logic gates for implementation of any digital circuit.

#### Method:

In this method, student will be design and implement digital electronics circuit using simulator and demonstrate it for other students.

### Roles and Responsibilities:

- Teacher:
  - o Define rubrics for the assessment of the activity.
  - o Assign different digital circuit to students.
  - Assess the reports.
- Student:

- o Go through the provided circuit and understand the basic need to design this
- o Student should be able to demonstrate their circuit in front of all students.

### 7. Assessment Rubrics:

Sr. Name of Evaluation		SC Excellent		Satisfactory	Poor	
No	Method	Criteria Timely	-	Within specific	More time than specific (1 M)	Extra time than defined. (0M)
460	Submission 02 defined Time period (2M)		465-00			
01	A most	Demonstration	4	All input output functions are completely (100%)working (4 M)	All input output functions are completely (80%)working (3 M)	All input output functions are completely (50%)working (0-2M)
	11,71	Question Answer	4	Appropriate Answers to Questions. (4 M)	Answers questions, but often with little insight. (3 M)	Inappropriate Answers (0 - 2M)

# 8. Evaluation Sheet

Grou p No	Roll No	Name	Topic	Demonstra tion (4)	Question Answer (4)	Timely Submiss ion (2)	Total (10)
1	01	HARSHALI SANJAY AHIRE	4 bit BCD to Excess 3 code	4 4	and 3 model	2	9
8	02	PRATIKSHA SANDIP AHIRE		4	3	244.2	9
20	16	RASHMI SHAM GHORPADE	conversion	4	3	2	9
100	23	VIDYA DATTU KEKAN	ALCOHOLOGICAL STREET	4	3	2	9
2	31	MANASI RAHUL MAHAJAN	DE M. CONTRACTOR	4	3	2 .	9
	33	DIVYA BHAGWAT MAHAJAN	Full Adder	aria 4 tarah	3	1	- 8
	34	SANJANA MANGESH MAHALE		4	3	2	9
	40	NIKHII, SAMADHAN NIKAM	Half Adder	- 3	3	2	8
3	30	RUSHIKESH RAJENDRA KUSHARE		3	3	2	8
	12	YASH SHARAD DEORE		3 157	3	2	8
	45	YASH SACHIN PATIL		3	General 3 Meses	2	8
4	34	SAYALI ARVIND MARATHE	BCD adder	3	3	2	8
	41	PAYAL BHAGWAT PADMANE		3	3	3	9
	57	DIVYA VISHWANATH SHEWALE	J. J. Markett and	2 2	3	2	7
5	43	SNEHA SHANKAR PARDESHI	BCD adder	3	3	2	8
	58	KUNAL POPATRAO SHEWALE		3	3	3	9

,			
,	ė		ř
Ĭ	u	ē	
	5	1	3

	21	OM VIJAY KAPADNIS		3	3	2	8
121 2	03	DHIRAJ PANDURINATH BAGUL		3	3	3	9
6	64	VARAD PANDURANG SURYAWANSHI	4 bit conversion	3	3	2	8
	65	AVISHKAR ARJUN TATHE		3	3	3	9
	66	AJIT POPAT THAKARE		3	3	3	9
	9	SAMIKSHA DIPAK BRAMHANKAR		3	3	2	8
7	11	TEJASVINI VDAY DANDGE	BCD adder	3	3	2	8
	61	YASHASHRI SANJAY SHINDE		3	3	2	8
	39	OM SATISHCHANDRA NIKAM		3	3	2	8
	15	GAURAV JAYANT FATE	Unit's Addison	4	3	2	9
8	44	YASH LALITKUMAR PATIL	Half Adder	3	3	2	8
	24	SHANTANU MADHAV KHAIRE		3	2	2	7
	28	HARSH ULHAS KOSHTI	Full Adder	4	3	2	9
	25	PRATHAMESH KHAIRNAR		4	3	2	9
9	42	ROSHAN NANDKISHOR PAGAR		4	3	2	9
	54	ADITYA KESHAV RAYATE		4	3	2	9
	47	PIYUSH YOGESH PATIL		3	2	2	7
10 5	48	YOGESHWAR JITENDRA PATIL	4 bit BCD to Excess 3 code conversion	3	3	2	8
	52	TANMAY PRAMOD PATIL		3	3 .	2	8
	55	VEDANT HEMANT SAROLKAR		3	3	2	8
11	46	OM ASHOK PATIL	4 bit BCD to	3	3	2	8
	56	DIKSHANT BHARAT SAWANT	Excess 3 code conversion	3	3	2	8
	06	DEEPAK DADASAHEB BHALERAO		4	3	2	9
12	10	ROHIT NAMDEV DAHATONDE	Full Subtractor	4	3 .	2	9
	17	PRATHAMESH PRAMOD GOSAVI		4	3	2	9
	08	RUTUJA NAMDEO GUNJAL		4	3	2	9
Te	27	SHITAL DILIP KHATALE		4.5	3	2	9
	19	PRASAD RAMESH NGOLE	4 bit BCD to	4	3	2	9
13	36	SAMRUDDHI DEVENDRA MULIIERKAR	Excess 3 code conversion	4 .	3	2	Ç
	29	POOJA SUNIL SHIRSAGAR		4	3	- 2	


Sr. No.	Result Analysis	
1	Total Student Present	45
- 2	Number of Student Scoring above 60%	45
2	Number of Student Scoring above 6076	

3	Percentage of student Scoring above 60%	100%
		The state of the s

### 9. Impact Analysis:

Questions	3 - Strongly Agree / Excellent	2 – Agree / Good	1- Disagree / Average
Was the Activity Helpful?	35	10	00
Are you able to find application/use of concept covered?	32	13	00
Grade the overall activity?	30	15	00

## WAS THE ACTIVITY HELPFUL?



# ARE YOU ABLE TO FIND APPLICATION/USE OF...

■ Strongly Agree / Excellent ■ Agree / Good □ Disagree / Average

■ 1

1

### **GRADE THE OVERALL ACTIVITY?**

■ Strongly Agree / Excellent ■ Agree / Good ■ Disagree / Average
■ 1
■ 2

### 10. For review and critique contact: e-mail address of faculty and HOD

1.suryavanshi.jaya@kbtcoe.org

2.hod.it@kbtcoe.org

Dr. J. R.Surywanshi

Module Co-coordinator

Course In charge

Dr. V.R. Sonawane

HOD